* TTL family.

- TTL Voltage / Current Rating

A=0

B=0 or each is 0 => Vout = high stat

Ca3 -> ON Quan off

Bource current (IOH)

= - 400 MA

A OF TWO - in Put I NAND gate

A = 1

B=1 => Vout = Low State (109ic 0)

Q3 - off Q4 - ON

Sink cullent (IOL)

= 16 mA

Iih = 40 MA

I; = - 1.6 m A

* Fan-out = | Iol | 16mA = 10 gates (Low-stat) | III | 1.6 mA

* Fan-out = | Ion | = 400 M = 10 gates (high-stat) | IIIn | 40 M

* Noise Margin

= 0.4 V

UP. Low - stat voltage (00: 0.8v)


down high stat voltage (2v: 5v)

VOH = Voh (min) = 2.4 V

Foll biden Region

Vol (max) = 0.4 / 1 / 1 noise - 1.5 Low.

* Propagation delay:



t POLH = tpdHL = lonsec

Rise time tr

Time of 10%: 30%
of full voltage

0.5 V : 4.5 V

* Fall time to

time of 90%: 10% of full volage

4.5 N : 0-5 V

Power Dissipation:

Po = Vcc + Icc (av)

Ice (av) = Ice+ + IceL
2